TY - GEN
T1 - Via-programmable structured ASIC fabric based on MCML cells
T2 - 2006 49th Midwest Symposium on Circuits and Systems, MWSCAS'06
AU - Badel, Stéphane
AU - Hatirnaz, Ilhan
AU - Leblebici, Yusuf
AU - Brauer, Elizabeth J.
PY - 2006
Y1 - 2006
N2 - This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.
AB - This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.
UR - http://www.scopus.com/inward/record.url?scp=34748893539&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=34748893539&partnerID=8YFLogxK
U2 - 10.1109/MWSCAS.2006.382001
DO - 10.1109/MWSCAS.2006.382001
M3 - Conference contribution
AN - SCOPUS:34748893539
SN - 1424401739
SN - 9781424401734
T3 - Midwest Symposium on Circuits and Systems
SP - 85
EP - 88
BT - Proceedings of the 2006 49th Midwest Symposium on Circuits and Systems, MWSCAS'06
Y2 - 6 August 2006 through 9 August 2007
ER -