TY - GEN
T1 - Simulation of a 915 MHz receiver using the HP advanced design system
AU - Benabe, E.
AU - Kuppusamy, A.
AU - Weller, T.
AU - Flikkema, Paul G
AU - Dunleavy, L.
N1 - Publisher Copyright:
© 1998 IEEE.
PY - 1998
Y1 - 1998
N2 - The simulation of a 915 MHz receiver using Hewlett Packard's Advanced Design System¿ CAE software is presented in this paper. The receiver subsystem includes input filtering and amplification, and a single down-conversion stage to a 70 MHz IF frequency. In order to demonstrate some capabilities of the software, examples of power budget, small-signal sweep, large signal sweep and harmonic balance simulations are described in a tutorial fashion.
AB - The simulation of a 915 MHz receiver using Hewlett Packard's Advanced Design System¿ CAE software is presented in this paper. The receiver subsystem includes input filtering and amplification, and a single down-conversion stage to a 70 MHz IF frequency. In order to demonstrate some capabilities of the software, examples of power budget, small-signal sweep, large signal sweep and harmonic balance simulations are described in a tutorial fashion.
UR - http://www.scopus.com/inward/record.url?scp=85050621216&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85050621216&partnerID=8YFLogxK
U2 - 10.1109/ARFTG.1998.327313
DO - 10.1109/ARFTG.1998.327313
M3 - Conference contribution
AN - SCOPUS:85050621216
T3 - 52nd ARFTG Conference Digest-Fall: Computer-Aided Design and Test for High-Speed Electronics, ARFTG 1998
SP - 28
EP - 38
BT - 52nd ARFTG Conference Digest-Fall
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 52nd ARFTG Conference Digest-Fall, ARFTG 1998
Y2 - 3 December 1998 through 4 December 1998
ER -