Implementation of structured ASIC fabric using via-programmable differential MCML cells

Stéphane Badel; Ilhan Hatirnaz; Yusuf Leblebici; Elizabeth J. Brauer

doi:10.1109/VLSISOC.2006.313239

Implementation of structured ASIC fabric using via-programmable differential MCML cells

Stéphane Badel, Ilhan Hatirnaz, Yusuf Leblebici, Elizabeth J. Brauer

Informatics, Computing, and Cyber Systems, School of

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.

Original language	English (US)
Title of host publication	IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip
Pages	234-238
Number of pages	5
DOIs	https://doi.org/10.1109/VLSISOC.2006.313239
State	Published - 2006
Event	IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip, VLSI-SoIC 2006 - Nice, France Duration: Oct 16 2006 → Oct 18 2006

Publication series

Name	IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip

Other

Other	IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip, VLSI-SoIC 2006
Country/Territory	France
City	Nice
Period	10/16/06 → 10/18/06

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/VLSISOC.2006.313239

Cite this

Badel, S., Hatirnaz, I., Leblebici, Y., & Brauer, E. J. (2006). Implementation of structured ASIC fabric using via-programmable differential MCML cells. In IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip (pp. 234-238). Article 4107635 (IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip). https://doi.org/10.1109/VLSISOC.2006.313239

Implementation of structured ASIC fabric using via-programmable differential MCML cells. / Badel, Stéphane; Hatirnaz, Ilhan; Leblebici, Yusuf et al.
IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip. 2006. p. 234-238 4107635 (IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Badel, S, Hatirnaz, I, Leblebici, Y & Brauer, EJ 2006, Implementation of structured ASIC fabric using via-programmable differential MCML cells. in IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip., 4107635, IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip, pp. 234-238, IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip, VLSI-SoIC 2006, Nice, France, 10/16/06. https://doi.org/10.1109/VLSISOC.2006.313239

Badel S, Hatirnaz I, Leblebici Y, Brauer EJ. Implementation of structured ASIC fabric using via-programmable differential MCML cells. In IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip. 2006. p. 234-238. 4107635. (IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip). doi: 10.1109/VLSISOC.2006.313239

Badel, Stéphane ; Hatirnaz, Ilhan ; Leblebici, Yusuf et al. / Implementation of structured ASIC fabric using via-programmable differential MCML cells. IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip. 2006. pp. 234-238 (IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip).

@inproceedings{11785f97ec3344159b966540c44b8518,

title = "Implementation of structured ASIC fabric using via-programmable differential MCML cells",

abstract = "This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.",

author = "St{\'e}phane Badel and Ilhan Hatirnaz and Yusuf Leblebici and Brauer, {Elizabeth J.}",

year = "2006",

doi = "10.1109/VLSISOC.2006.313239",

language = "English (US)",

isbn = "3901882197",

series = "IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip",

pages = "234--238",

booktitle = "IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip",

note = "IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip, VLSI-SoIC 2006 ; Conference date: 16-10-2006 Through 18-10-2006",

}

TY - GEN

T1 - Implementation of structured ASIC fabric using via-programmable differential MCML cells

AU - Badel, Stéphane

AU - Hatirnaz, Ilhan

AU - Leblebici, Yusuf

AU - Brauer, Elizabeth J.

PY - 2006

Y1 - 2006

N2 - This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.

AB - This paper presents a regular layout fabric made of via-programmable MCML universal logic cells for structured ASIC applications and the associated design flow. The proposed structured ASIC fabric offers very high noise immunity due to the differential operation, as well as low production cost due to the via-programmable properties of the universal logic cell. Implementations of a number of circuits are presented and the area/speed performances are compared with classical CMOS implementation using a commercial standard cell library in 0.18 μm CMOS technology.

UR - http://www.scopus.com/inward/record.url?scp=46249090797&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=46249090797&partnerID=8YFLogxK

U2 - 10.1109/VLSISOC.2006.313239

DO - 10.1109/VLSISOC.2006.313239

M3 - Conference contribution

AN - SCOPUS:46249090797

SN - 3901882197

SN - 9783901882197

T3 - IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip

SP - 234

EP - 238

BT - IFIP VLSI-SoIC 2006 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip

T2 - IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip, VLSI-SoIC 2006

Y2 - 16 October 2006 through 18 October 2006

ER -

Implementation of structured ASIC fabric using via-programmable differential MCML cells

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this